TY - JOUR
T1 - PC-FPGA 複合システムにおける分散処理の実現と評価
AU - Takano, Keisuke
AU - Oda, Tetsuya
AU - Ozaki, Ryo
AU - Uejima, Akira
AU - Kohata, Masaki
N1 - Publisher Copyright:
© 2022 The Institute of Electrical Engineers of Japan.
PY - 2022
Y1 - 2022
N2 - Recently, many parallels and distributed processing systems employing FPGAs have been proposed, and the demand from companies and laboratories has been increasing. This paper describes implementation and evaluation of distributed processing on a PCs and FPGAs hybrid system. The implemented system is capable of performing both conventional distributed processing in the PC network and distributed processing in the FPGA network. Three types of applications are implemented, and the corresponding experimental results are presented. The results demonstrate that the proposed system can use a configuration that maximizes performance or prioritizes power efficiency.
AB - Recently, many parallels and distributed processing systems employing FPGAs have been proposed, and the demand from companies and laboratories has been increasing. This paper describes implementation and evaluation of distributed processing on a PCs and FPGAs hybrid system. The implemented system is capable of performing both conventional distributed processing in the PC network and distributed processing in the FPGA network. Three types of applications are implemented, and the corresponding experimental results are presented. The results demonstrate that the proposed system can use a configuration that maximizes performance or prioritizes power efficiency.
UR - http://www.scopus.com/inward/record.url?scp=85141877251&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85141877251&partnerID=8YFLogxK
U2 - 10.1541/ieejeiss.142.1199
DO - 10.1541/ieejeiss.142.1199
M3 - 学術誌
AN - SCOPUS:85141877251
SN - 0385-4221
VL - 142
SP - 1199
EP - 1207
JO - IEEJ Transactions on Electronics, Information and Systems
JF - IEEJ Transactions on Electronics, Information and Systems
IS - 11
ER -