Wafer-level compliant bump for 3D chip-stacking

Naoya Watanabe, Takeaki Kojima, Tanemasa Asano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Fingerprint

Dive into the research topics of 'Wafer-level compliant bump for 3D chip-stacking'. Together they form a unique fingerprint.

Physics

Engineering

Material Science