Surface Buffer IGBT for High Total Performance

    Research output: Contribution to journalArticlepeer-review

    7 Citations (Scopus)

    Abstract

    A new structure in trench-gate insulated gate bipolar transistor (IGBT) design is proposed and analyzed not only for power loss reduction but also for long-term stability and suppressing electromagnetic interference (EMI) noise using a device simulation. Although turn-off loss and ON-state voltage drop {V}_{\text {ce(sat)}} are improved by injection enhancement (IE) effect, IE effect causes dynamic avalanche that limits turn-off loss reduction and degrades long-term stability by the charge trap at the trench gate oxide interface. In addition, hole current around the gate induces EMI noise due to the negative gate capacitance. This article shows that the proposed surface buffer (SB) IGBT suppresses dynamic avalanche and negative gate capacitance maintaining low power loss by covering the trench gate bottom and hole evacuation from the pMOS channel.

    Original languageEnglish
    Article number9115639
    Pages (from-to)3263-3269
    Number of pages7
    JournalIEEE Transactions on Electron Devices
    Volume67
    Issue number8
    DOIs
    Publication statusPublished - Aug 2020

    All Science Journal Classification (ASJC) codes

    • Electronic, Optical and Magnetic Materials
    • Electrical and Electronic Engineering

    Fingerprint

    Dive into the research topics of 'Surface Buffer IGBT for High Total Performance'. Together they form a unique fingerprint.

    Cite this