SMYLEref: A reference architecture for manycore-processor SoCs

M. Kondo; S. T. Nguyen; T. Hirao; T. Soga; H. Sasaki; K. Inoue

doi:10.1109/ASPDAC.2013.6509656

SMYLEref: A reference architecture for manycore-processor SoCs

M. Kondo, S. T. Nguyen, T. Hirao, T. Soga, H. Sasaki, K. Inoue

Department of I&E Visionaries

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

9 Citations (Scopus)

Abstract

Nowadays, the trend of developing micro-processor with tens of cores brings a promising prospect for embedded systems. Realizing a high performance and low power many-core processor is becoming a primary technical challenge. We are currently developing a many-core processor architecture for embedded systems as a part of a NEDO's project. This paper introduces the many-core architecture called SMYLEref along whit the concept of Virtual Accelerator on Many-core, in which many cores on a chip are utilized as a hardware platform for realizing multiple virtual accelerators. We are developing its prototype system with off-the-shelf FPGA evaluation boards. In this paper, we introduce the architecture of SMYLEref and the detail of the prototype system. In addition, several initial experiments with the prototype system are also presented.

Original language	English
Title of host publication	2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013
Pages	561-564
Number of pages	4
DOIs	https://doi.org/10.1109/ASPDAC.2013.6509656
Publication status	Published - 2013
Event	2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013 - Yokohama, Japan Duration: Jan 22 2013 → Jan 25 2013

Publication series

Name	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Other

Other	2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013
Country/Territory	Japan
City	Yokohama
Period	1/22/13 → 1/25/13

All Science Journal Classification (ASJC) codes

Computer Science Applications
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Access to Document

10.1109/ASPDAC.2013.6509656

Cite this

Kondo, M., Nguyen, S. T., Hirao, T., Soga, T., Sasaki, H., & Inoue, K. (2013). SMYLEref: A reference architecture for manycore-processor SoCs. In 2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013 (pp. 561-564). Article 6509656 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2013.6509656

SMYLEref: A reference architecture for manycore-processor SoCs. / Kondo, M.; Nguyen, S. T.; Hirao, T. et al.
2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013. 2013. p. 561-564 6509656 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Kondo, M, Nguyen, ST, Hirao, T, Soga, T, Sasaki, H & Inoue, K 2013, SMYLEref: A reference architecture for manycore-processor SoCs. in 2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013., 6509656, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 561-564, 2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013, Yokohama, Japan, 1/22/13. https://doi.org/10.1109/ASPDAC.2013.6509656

@inproceedings{438be3d216684194b958bb065c6a7daa,

title = "SMYLEref: A reference architecture for manycore-processor SoCs",

abstract = "Nowadays, the trend of developing micro-processor with tens of cores brings a promising prospect for embedded systems. Realizing a high performance and low power many-core processor is becoming a primary technical challenge. We are currently developing a many-core processor architecture for embedded systems as a part of a NEDO's project. This paper introduces the many-core architecture called SMYLEref along whit the concept of Virtual Accelerator on Many-core, in which many cores on a chip are utilized as a hardware platform for realizing multiple virtual accelerators. We are developing its prototype system with off-the-shelf FPGA evaluation boards. In this paper, we introduce the architecture of SMYLEref and the detail of the prototype system. In addition, several initial experiments with the prototype system are also presented.",

author = "M. Kondo and Nguyen, {S. T.} and T. Hirao and T. Soga and H. Sasaki and K. Inoue",

year = "2013",

doi = "10.1109/ASPDAC.2013.6509656",

language = "English",

isbn = "9781467330299",

series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

pages = "561--564",

booktitle = "2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013",

note = "2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013 ; Conference date: 22-01-2013 Through 25-01-2013",

}

TY - GEN

T1 - SMYLEref

T2 - 2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013

AU - Kondo, M.

AU - Nguyen, S. T.

AU - Hirao, T.

AU - Soga, T.

AU - Sasaki, H.

AU - Inoue, K.

PY - 2013

Y1 - 2013

N2 - Nowadays, the trend of developing micro-processor with tens of cores brings a promising prospect for embedded systems. Realizing a high performance and low power many-core processor is becoming a primary technical challenge. We are currently developing a many-core processor architecture for embedded systems as a part of a NEDO's project. This paper introduces the many-core architecture called SMYLEref along whit the concept of Virtual Accelerator on Many-core, in which many cores on a chip are utilized as a hardware platform for realizing multiple virtual accelerators. We are developing its prototype system with off-the-shelf FPGA evaluation boards. In this paper, we introduce the architecture of SMYLEref and the detail of the prototype system. In addition, several initial experiments with the prototype system are also presented.

AB - Nowadays, the trend of developing micro-processor with tens of cores brings a promising prospect for embedded systems. Realizing a high performance and low power many-core processor is becoming a primary technical challenge. We are currently developing a many-core processor architecture for embedded systems as a part of a NEDO's project. This paper introduces the many-core architecture called SMYLEref along whit the concept of Virtual Accelerator on Many-core, in which many cores on a chip are utilized as a hardware platform for realizing multiple virtual accelerators. We are developing its prototype system with off-the-shelf FPGA evaluation boards. In this paper, we introduce the architecture of SMYLEref and the detail of the prototype system. In addition, several initial experiments with the prototype system are also presented.

UR - http://www.scopus.com/inward/record.url?scp=84877742074&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84877742074&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2013.6509656

DO - 10.1109/ASPDAC.2013.6509656

M3 - Conference contribution

AN - SCOPUS:84877742074

SN - 9781467330299

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 561

EP - 564

BT - 2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013

Y2 - 22 January 2013 through 25 January 2013

ER -

SMYLEref: A reference architecture for manycore-processor SoCs

Abstract

Publication series

Other

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this