On accelerating SMT-based bounded model checking of HSTM designs

Weiqiang Kong, Leyuan Liu, Yoriyuki Yamagata, Kenji Taguchi, Hitoshi Ohsaki, Akira Fukuda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)


Hierarchical State Transition Matrix (HSTM) is a table-based modeling language for developing designs of software systems. We have proposed a Satisfiability Modulo Theory (SMT) based Bounded Model Checking (BMC) approach in [1] to provide formal verification supports for conducting rigorous and automatic analysis to improve reliability of HSTM designs. In this paper, we continue that work by developing and evaluating approaches to accelerating BMC of HSTM designs. The approaches center around an unrolled Bounded Reach ability Tree (BRT) of a HSTM design that is built with stateless explicit state exploration. Specifically, reach ability of invalid cells (representing undesired states) of a HSTM design, which occurs within the bound concerned, could be discovered during construction of the BRT, and furthermore, if no such occurrence, the constructed BRT could be utilized to rule out unnecessary subformulas of a BMC instance for verification of LTL properties. We have implemented these approaches in a tool called Garakabu2 with the state-of-the-art SMT solver CVC3 as its back-ended solver. Our preliminary experiments show that verification could be accelerated substantially.

Original languageEnglish
Title of host publicationAPSEC 2012 - Proceedings of the 19th Asia-Pacific Software Engineering Conference
PublisherIEEE Computer Society
Number of pages10
ISBN (Print)9780769549224
Publication statusPublished - 2012
Event19th Asia-Pacific Software Engineering Conference, APSEC 2012 - Hong Kong, China
Duration: Dec 4 2012Dec 7 2012

Publication series

NameProceedings - Asia-Pacific Software Engineering Conference, APSEC
ISSN (Print)1530-1362


Other19th Asia-Pacific Software Engineering Conference, APSEC 2012
CityHong Kong

All Science Journal Classification (ASJC) codes

  • Software


Dive into the research topics of 'On accelerating SMT-based bounded model checking of HSTM designs'. Together they form a unique fingerprint.

Cite this