Low-latency optical parallel adder based on a binary decision diagram with wavelength division multiplexing scheme

A. Shinya, T. Ishihara, K. Inoue, K. Nozaki, S. Kita, M. Notomi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

We propose an optical parallel adder based on a binary decision diagram that can calculate simply by propagating light through electrically controlled optical pass gates. The CARRY and CARRY operations are multiplexed in one circuit by a wavelength division multiplexing scheme to reduce the number of optical elements, and only a single gate constitutes the critical path for one digit calculation. The processing time reaches picoseconds per digit when we use a 100-μm-long optical path gates, which is ten times faster than a CMOS circuit.

Original languageEnglish
Title of host publicationOptical Data Science
Subtitle of host publicationTrends Shaping the Future of Photonics
EditorsBahram Jalali
PublisherSPIE
ISBN (Electronic)9781510615878
DOIs
Publication statusPublished - 2018
EventOptical Data Science: Trends Shaping the Future of Photonics 2018 - San Francisco, United States
Duration: Jan 30 2018Jan 31 2018

Publication series

NameProceedings of SPIE - The International Society for Optical Engineering
Volume10551
ISSN (Print)0277-786X
ISSN (Electronic)1996-756X

Other

OtherOptical Data Science: Trends Shaping the Future of Photonics 2018
Country/TerritoryUnited States
CitySan Francisco
Period1/30/181/31/18

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Computer Science Applications
  • Applied Mathematics
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Low-latency optical parallel adder based on a binary decision diagram with wavelength division multiplexing scheme'. Together they form a unique fingerprint.

Cite this