Line sharing cache: Exploring cache capacity with frequent line value locality

Keitarou Oka; Hiroshi Sasaki; Koji Inoue

doi:10.1109/ASPDAC.2013.6509677

Line sharing cache: Exploring cache capacity with frequent line value locality

Keitarou Oka, Hiroshi Sasaki, Koji Inoue

Department of I&E Visionaries

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

This paper proposes a new last level cache architecture called line sharing cache (LSC), which can reduce the number of cache misses without increasing the size of the cache memory. It stores lines which contain the identical value in a single line entry, which enables to store greater amount of lines. Evaluation results show performance improvements of up to 35% across a set of SPEC CPU2000 benchmarks.

Original language	English
Title of host publication	2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013
Pages	669-674
Number of pages	6
DOIs	https://doi.org/10.1109/ASPDAC.2013.6509677
Publication status	Published - 2013
Event	2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013 - Yokohama, Japan Duration: Jan 22 2013 → Jan 25 2013

Publication series

Name	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Other

Other	2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013
Country/Territory	Japan
City	Yokohama
Period	1/22/13 → 1/25/13

All Science Journal Classification (ASJC) codes

Computer Science Applications
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Access to Document

10.1109/ASPDAC.2013.6509677

Cite this

Line sharing cache: Exploring cache capacity with frequent line value locality. / Oka, Keitarou; Sasaki, Hiroshi; Inoue, Koji.
2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013. 2013. p. 669-674 6509677 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Oka, K, Sasaki, H & Inoue, K 2013, Line sharing cache: Exploring cache capacity with frequent line value locality. in 2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013., 6509677, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 669-674, 2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013, Yokohama, Japan, 1/22/13. https://doi.org/10.1109/ASPDAC.2013.6509677

@inproceedings{31bf22ee4bf74075ad61210a5e281dd0,

title = "Line sharing cache: Exploring cache capacity with frequent line value locality",

abstract = "This paper proposes a new last level cache architecture called line sharing cache (LSC), which can reduce the number of cache misses without increasing the size of the cache memory. It stores lines which contain the identical value in a single line entry, which enables to store greater amount of lines. Evaluation results show performance improvements of up to 35% across a set of SPEC CPU2000 benchmarks.",

author = "Keitarou Oka and Hiroshi Sasaki and Koji Inoue",

year = "2013",

doi = "10.1109/ASPDAC.2013.6509677",

language = "English",

isbn = "9781467330299",

series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

pages = "669--674",

booktitle = "2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013",

note = "2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013 ; Conference date: 22-01-2013 Through 25-01-2013",

}

TY - GEN

T1 - Line sharing cache

T2 - 2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013

AU - Oka, Keitarou

AU - Sasaki, Hiroshi

AU - Inoue, Koji

PY - 2013

Y1 - 2013

N2 - This paper proposes a new last level cache architecture called line sharing cache (LSC), which can reduce the number of cache misses without increasing the size of the cache memory. It stores lines which contain the identical value in a single line entry, which enables to store greater amount of lines. Evaluation results show performance improvements of up to 35% across a set of SPEC CPU2000 benchmarks.

AB - This paper proposes a new last level cache architecture called line sharing cache (LSC), which can reduce the number of cache misses without increasing the size of the cache memory. It stores lines which contain the identical value in a single line entry, which enables to store greater amount of lines. Evaluation results show performance improvements of up to 35% across a set of SPEC CPU2000 benchmarks.

UR - http://www.scopus.com/inward/record.url?scp=84877772234&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84877772234&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2013.6509677

DO - 10.1109/ASPDAC.2013.6509677

M3 - Conference contribution

AN - SCOPUS:84877772234

SN - 9781467330299

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 669

EP - 674

BT - 2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013

Y2 - 22 January 2013 through 25 January 2013

ER -

Line sharing cache: Exploring cache capacity with frequent line value locality

Abstract

Publication series

Other

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this