Hierarchical intellectual property protection using partially-mergeable cores

Vikram Iyengar, Hiroshi Date, Makoto Sugihara, Krishnendu Chakrabarty

Research output: Contribution to journalArticlepeer-review


We present a new technique for hierarchical intellectual property (IP) protection using partially-mergeable cores. The proposed core partitioning technique guarantees 100% protection of critical-IP, while simplifying test generation for the logic that is merged with the system. Since critical-IP is tested using BIST, the controllability and observability of internal lines in the core are enhanced, and test application time is reduced. Case studies using the ISIT-DLX and Picojava processor cores demonstrate the applicability of our technique.

Original languageEnglish
Pages (from-to)2632-2638
Number of pages7
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Issue number11
Publication statusPublished - Nov 2001
Externally publishedYes

All Science Journal Classification (ASJC) codes

  • Signal Processing
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering
  • Applied Mathematics


Dive into the research topics of 'Hierarchical intellectual property protection using partially-mergeable cores'. Together they form a unique fingerprint.

Cite this