TY - JOUR
T1 - Enhanced dependence graph model for critical path analysis on modern out-of-order processors
AU - Tanimoto, Teruo
AU - Ono, Takatsugu
AU - Inoue, Koji
AU - Sasaki, Hiroshi
N1 - Publisher Copyright:
© 2017 IEEE.
PY - 2017/7/1
Y1 - 2017/7/1
N2 - The dependence graph model of out-of-order (OoO) instruction execution is a powerful representation used for the critical path analysis. However most, if not all, of the previous models are out-of-date and lack enough detail to model modern OoO processors, or are too specific and complicated which limit their generality and applicability. In this paper, we propose an enhanced dependence graph model which remains simple but greatly improves the accuracy over prior models. The evaluation results using the gem5 simulator show that the proposed enhanced model achieves CPI error of 2.1 percent which is a 90.3 percent improvement against the state-of-the-art model.
AB - The dependence graph model of out-of-order (OoO) instruction execution is a powerful representation used for the critical path analysis. However most, if not all, of the previous models are out-of-date and lack enough detail to model modern OoO processors, or are too specific and complicated which limit their generality and applicability. In this paper, we propose an enhanced dependence graph model which remains simple but greatly improves the accuracy over prior models. The evaluation results using the gem5 simulator show that the proposed enhanced model achieves CPI error of 2.1 percent which is a 90.3 percent improvement against the state-of-the-art model.
UR - http://www.scopus.com/inward/record.url?scp=85040919232&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85040919232&partnerID=8YFLogxK
U2 - 10.1109/LCA.2017.2684813
DO - 10.1109/LCA.2017.2684813
M3 - Article
AN - SCOPUS:85040919232
SN - 1556-6056
VL - 16
SP - 111
EP - 114
JO - IEEE Computer Architecture Letters
JF - IEEE Computer Architecture Letters
IS - 2
M1 - 7882625
ER -