TY - GEN
T1 - Dynamic vs static implementations of MPI on new trend computer architectures
AU - Mamadou, Hyacinthe Nzigou
AU - Nanri, Takeshi
AU - Murakami, Kazuaki
PY - 2008/12/1
Y1 - 2008/12/1
N2 - Nowadays, multi-core chips are becoming the norm for the computer market. When one considers MPI collective communications with several processor cores on a node, one also has to consider the impact of such new architecture on widely used MPI implementations, in order to realize the communication efficiently and achieve high performance computing. This paper provides a succinct comparative analysis between dynamic and static MPI implementations on multi-core computers. MPI Alltoall collective operation is used as an example to handle the communication process involved in a load unbalanced case, and then among different communicators. The experiments performed on clusters equipped with high performance interconnects, such as Infiniband and Gigabit Ethernet, revealed that the dynamic version is more likely to be adapted with the general and random behaviors of the system for this new trend of computer architectures.
AB - Nowadays, multi-core chips are becoming the norm for the computer market. When one considers MPI collective communications with several processor cores on a node, one also has to consider the impact of such new architecture on widely used MPI implementations, in order to realize the communication efficiently and achieve high performance computing. This paper provides a succinct comparative analysis between dynamic and static MPI implementations on multi-core computers. MPI Alltoall collective operation is used as an example to handle the communication process involved in a load unbalanced case, and then among different communicators. The experiments performed on clusters equipped with high performance interconnects, such as Infiniband and Gigabit Ethernet, revealed that the dynamic version is more likely to be adapted with the general and random behaviors of the system for this new trend of computer architectures.
UR - http://www.scopus.com/inward/record.url?scp=84869487404&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84869487404&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:84869487404
SN - 1934272353
SN - 9781934272350
T3 - WMSCI 2008 - The 12th World Multi-Conference on Systemics, Cybernetics and Informatics, Jointly with the 14th International Conference on Information Systems Analysis and Synthesis, ISAS 2008 - Proc.
SP - 113
EP - 118
BT - WMSCI 2008 - The 12th World Multi-Conference on Systemics, Cybernetics and Informatics, Jointly with the 14th International Conference on Information Systems Analysis and Synthesis, ISAS 2008 - Proc.
T2 - 12th World Multi-Conference on Systemics, Cybernetics and Informatics, WMSCI 2008, Jointly with the 14th International Conference on Information Systems Analysis and Synthesis, ISAS 2008
Y2 - 29 June 2008 through 2 July 2008
ER -