TY - GEN
T1 - Design and analysis of a bus bar structure for a medium voltage inverter
AU - Ando, Masato
AU - Wada, Keiji
AU - Takao, Kazuto
AU - Kanai, Takeo
AU - Nishizawa, Shinichi
AU - Ohashi, Hiromichi
PY - 2011
Y1 - 2011
N2 - In order to suppress overvoltage of power devices and noise voltages of inverters, it is essential to analyze the DC-side inductance of the inverter. This paper presents a design procedure of an optimum structure for a 10-kV, 400-kVA three-level inverter. Rather than using 3D-FEM software, the bus bar inductance for the medium voltage inverter is calculated based on a partial inductance method. An inductance map is useful for determining the relationship between the bus bar structure and the inductance value and for designing the low-inductance structure. In addition, the calculation results of the bus bar inductance correspond to the measurement results, confirming the validity of the proposed method.
AB - In order to suppress overvoltage of power devices and noise voltages of inverters, it is essential to analyze the DC-side inductance of the inverter. This paper presents a design procedure of an optimum structure for a 10-kV, 400-kVA three-level inverter. Rather than using 3D-FEM software, the bus bar inductance for the medium voltage inverter is calculated based on a partial inductance method. An inductance map is useful for determining the relationship between the bus bar structure and the inductance value and for designing the low-inductance structure. In addition, the calculation results of the bus bar inductance correspond to the measurement results, confirming the validity of the proposed method.
UR - http://www.scopus.com/inward/record.url?scp=80053466732&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=80053466732&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:80053466732
SN - 9781612841670
T3 - Proceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011
BT - Proceedings of the 2011 14th European Conference on Power Electronics and Applications, EPE 2011
T2 - 2011 14th European Conference on Power Electronics and Applications, EPE 2011
Y2 - 30 August 2011 through 1 September 2011
ER -