Dataflow-based lenient implementation of a functional language, Valid, on conventional multi-processors

Shigeru Kusakabe, Eiichi Takahashi, Rin ichiro Taniguchi, Makoto Amamiya

Research output: Contribution to journalArticlepeer-review

1 Citation (Scopus)

Abstract

In this paper, we present a dataflow-based lenient implementation of a functional language, Valid, on conventional multi-processors. A data-flow execution scheme offers a good basis to execute in a highly concurrent way a large number of fine grain function instances, created during the execution of a functional program. The lenient execution and split-phase operation will overlap the idle time caused by remote memory access and remote calls. However, it is necessary to reduce the overhead to handle fine-grain parallelism on conventional multi-processors with no special hardware for fine-grain data/message-flow processing. We discuss compilation issues of dataflow-based implementation and runtime systems to support fine-grain parallel execution on two different types of conventional multi-processor: a shared-memory multi-processor. Sequent Symmetry S2000, and a distributed-memory multi-processor, Fujitsu AP1000. We also show the preliminary evaluation of our implementation.

Original languageEnglish
Pages (from-to)279-288
Number of pages10
JournalUnknown Journal
Issue numberA-50
Publication statusPublished - 1994
EventProceedings of the IFIP WG10.3 Working Conference on Parallel Architectures and Compilation Techniques (PACT'94) - Montreal, Can
Duration: Aug 24 1994Aug 26 1994

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint

Dive into the research topics of 'Dataflow-based lenient implementation of a functional language, Valid, on conventional multi-processors'. Together they form a unique fingerprint.

Cite this