Circuit designs for practical-scale fault-tolerant quantum computing

Yasunari Suzuki, Yosuke Ueno, Wang Liao, Masamitsu Tanaka, Teruo Tanimoto

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

To demonstrate reliable and scalable quantum computation, we need quantum error correction to reduce its error rates. One of the most challenging parts of implementing quantum error correction is to design error-decoding units, which estimate errors during computation. We estimate the required performances of error-decoding units to run practical-scale quantum algorithms and discuss the directions to satisfy them.

Original languageEnglish
Title of host publication2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9784863488069
DOIs
Publication statusPublished - 2023
Event2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023 - Kyoto, Japan
Duration: Jun 11 2023Jun 16 2023

Publication series

NameDigest of Technical Papers - Symposium on VLSI Technology
Volume2023-June
ISSN (Print)0743-1562

Conference

Conference2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023
Country/TerritoryJapan
CityKyoto
Period6/11/236/16/23

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Circuit designs for practical-scale fault-tolerant quantum computing'. Together they form a unique fingerprint.

Cite this