Approach of a Coding Conventions for Warning and Suggestion in Transpiler for Rust Convert to RTL

Keisuke Takano; Tetsuya Oda; Masaki Kohata

doi:10.1109/GCCE50665.2020.9292032

Approach of a Coding Conventions for Warning and Suggestion in Transpiler for Rust Convert to RTL

Keisuke Takano, Tetsuya Oda, Masaki Kohata

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Citations (Scopus)

Abstract

The logic circuit design in Field-Programmable Gate Arrays (FPGA) has few method warnings or suggestions based on coding rules. In our previous work, we implement a transpiler for Rust programming language to convert to Register Transfer Level (RTL). The transpiler is designed to encourage learners of hardware description language (HDL) to design highly readable code. Rust has several warnings and suggestions for coding conventions. However, the transpiler does not cover specific errors of the FPGAs. In this work, we implement warnings and suggestions to promote to learn FPGAs.

Original language	English
Title of host publication	2020 IEEE 9th Global Conference on Consumer Electronics, GCCE 2020
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	789-790
Number of pages	2
ISBN (Electronic)	9781728198026
DOIs	https://doi.org/10.1109/GCCE50665.2020.9292032
Publication status	Published - Oct 13 2020
Externally published	Yes
Event	9th IEEE Global Conference on Consumer Electronics, GCCE 2020 - Kobe, Japan Duration: Oct 13 2020 → Oct 16 2020

Publication series

Name	2020 IEEE 9th Global Conference on Consumer Electronics, GCCE 2020

Conference

Conference	9th IEEE Global Conference on Consumer Electronics, GCCE 2020
Country/Territory	Japan
City	Kobe
Period	10/13/20 → 10/16/20

All Science Journal Classification (ASJC) codes

Signal Processing
Electrical and Electronic Engineering
Media Technology
Instrumentation
Computer Networks and Communications
Computer Vision and Pattern Recognition

Access to Document

10.1109/GCCE50665.2020.9292032

Cite this

Takano, K., Oda, T., & Kohata, M. (2020). Approach of a Coding Conventions for Warning and Suggestion in Transpiler for Rust Convert to RTL. In 2020 IEEE 9th Global Conference on Consumer Electronics, GCCE 2020 (pp. 789-790). Article 9292032 (2020 IEEE 9th Global Conference on Consumer Electronics, GCCE 2020). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/GCCE50665.2020.9292032

Approach of a Coding Conventions for Warning and Suggestion in Transpiler for Rust Convert to RTL. / Takano, Keisuke; Oda, Tetsuya; Kohata, Masaki.
2020 IEEE 9th Global Conference on Consumer Electronics, GCCE 2020. Institute of Electrical and Electronics Engineers Inc., 2020. p. 789-790 9292032 (2020 IEEE 9th Global Conference on Consumer Electronics, GCCE 2020).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Takano, K, Oda, T & Kohata, M 2020, Approach of a Coding Conventions for Warning and Suggestion in Transpiler for Rust Convert to RTL. in 2020 IEEE 9th Global Conference on Consumer Electronics, GCCE 2020., 9292032, 2020 IEEE 9th Global Conference on Consumer Electronics, GCCE 2020, Institute of Electrical and Electronics Engineers Inc., pp. 789-790, 9th IEEE Global Conference on Consumer Electronics, GCCE 2020, Kobe, Japan, 10/13/20. https://doi.org/10.1109/GCCE50665.2020.9292032

Takano K, Oda T, Kohata M. Approach of a Coding Conventions for Warning and Suggestion in Transpiler for Rust Convert to RTL. In 2020 IEEE 9th Global Conference on Consumer Electronics, GCCE 2020. Institute of Electrical and Electronics Engineers Inc. 2020. p. 789-790. 9292032. (2020 IEEE 9th Global Conference on Consumer Electronics, GCCE 2020). doi: 10.1109/GCCE50665.2020.9292032

@inproceedings{4ebbea7e4ef84d20bdebaeb0df0098a3,

title = "Approach of a Coding Conventions for Warning and Suggestion in Transpiler for Rust Convert to RTL",

abstract = "The logic circuit design in Field-Programmable Gate Arrays (FPGA) has few method warnings or suggestions based on coding rules. In our previous work, we implement a transpiler for Rust programming language to convert to Register Transfer Level (RTL). The transpiler is designed to encourage learners of hardware description language (HDL) to design highly readable code. Rust has several warnings and suggestions for coding conventions. However, the transpiler does not cover specific errors of the FPGAs. In this work, we implement warnings and suggestions to promote to learn FPGAs.",

author = "Keisuke Takano and Tetsuya Oda and Masaki Kohata",

note = "Publisher Copyright: {\textcopyright} 2020 IEEE.; 9th IEEE Global Conference on Consumer Electronics, GCCE 2020 ; Conference date: 13-10-2020 Through 16-10-2020",

year = "2020",

month = oct,

day = "13",

doi = "10.1109/GCCE50665.2020.9292032",

language = "English",

series = "2020 IEEE 9th Global Conference on Consumer Electronics, GCCE 2020",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "789--790",

booktitle = "2020 IEEE 9th Global Conference on Consumer Electronics, GCCE 2020",

address = "United States",

}

TY - GEN

T1 - Approach of a Coding Conventions for Warning and Suggestion in Transpiler for Rust Convert to RTL

AU - Takano, Keisuke

AU - Oda, Tetsuya

AU - Kohata, Masaki

PY - 2020/10/13

Y1 - 2020/10/13

N2 - The logic circuit design in Field-Programmable Gate Arrays (FPGA) has few method warnings or suggestions based on coding rules. In our previous work, we implement a transpiler for Rust programming language to convert to Register Transfer Level (RTL). The transpiler is designed to encourage learners of hardware description language (HDL) to design highly readable code. Rust has several warnings and suggestions for coding conventions. However, the transpiler does not cover specific errors of the FPGAs. In this work, we implement warnings and suggestions to promote to learn FPGAs.

AB - The logic circuit design in Field-Programmable Gate Arrays (FPGA) has few method warnings or suggestions based on coding rules. In our previous work, we implement a transpiler for Rust programming language to convert to Register Transfer Level (RTL). The transpiler is designed to encourage learners of hardware description language (HDL) to design highly readable code. Rust has several warnings and suggestions for coding conventions. However, the transpiler does not cover specific errors of the FPGAs. In this work, we implement warnings and suggestions to promote to learn FPGAs.

UR - http://www.scopus.com/inward/record.url?scp=85099401433&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85099401433&partnerID=8YFLogxK

U2 - 10.1109/GCCE50665.2020.9292032

DO - 10.1109/GCCE50665.2020.9292032

M3 - Conference contribution

AN - SCOPUS:85099401433

T3 - 2020 IEEE 9th Global Conference on Consumer Electronics, GCCE 2020

SP - 789

EP - 790

BT - 2020 IEEE 9th Global Conference on Consumer Electronics, GCCE 2020

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 9th IEEE Global Conference on Consumer Electronics, GCCE 2020

Y2 - 13 October 2020 through 16 October 2020

ER -

Approach of a Coding Conventions for Warning and Suggestion in Transpiler for Rust Convert to RTL

Abstract

Publication series

Conference

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this