A third order delta-sigma modulator employing shared opamp technique for WCDMA on 0.18um CMOS

Ghazal Fahmy; Daisuke Kanemoto; Haruichi Kanaya; Keiji Yoshida; Ramesh Pokharel; Awinash Anand

doi:10.1587/elex.8.1204

A third order delta-sigma modulator employing shared opamp technique for WCDMA on 0.18um CMOS

Ghazal Fahmy, Daisuke Kanemoto, Haruichi Kanaya, Keiji Yoshida, Ramesh Pokharel, Awinash Anand

Research output: Contribution to journal › Article › peer-review

5 Citations (Scopus)

Abstract

Analog to digital converter is a vital component in a wireless transceiver. High order loop filter is one of conventional approach to attain high resolution delta-sigma modulator which required one opamp for each integrator. A third orders delta-sigma modulator (DSM) has been designed utilizing shared opamp technique to reduce number of opamp required and decrease power consumption. Moreover, this architecture has relaxed comparator speed which is appropriate for wireless applications. First and second stages are sharing one opamp in integration and sampling phase. The proposed circuit has been designed on TSMC 0.18um CMOS technology. 2MHz Bandwidth, 50dB Peak SQNR, which is suitable for WCDMA, have been achieved.

Original language	English
Pages (from-to)	1204-1209
Number of pages	6
Journal	IEICE Electronics Express
Volume	8
Issue number	15
DOIs	https://doi.org/10.1587/elex.8.1204
Publication status	Published - Aug 10 2011

All Science Journal Classification (ASJC) codes

Electronic, Optical and Magnetic Materials
Condensed Matter Physics
Electrical and Electronic Engineering

Access to Document

10.1587/elex.8.1204

Cite this

@article{596cfc3f05be45e0941b205e25c9afc8,

title = "A third order delta-sigma modulator employing shared opamp technique for WCDMA on 0.18um CMOS",

abstract = "Analog to digital converter is a vital component in a wireless transceiver. High order loop filter is one of conventional approach to attain high resolution delta-sigma modulator which required one opamp for each integrator. A third orders delta-sigma modulator (DSM) has been designed utilizing shared opamp technique to reduce number of opamp required and decrease power consumption. Moreover, this architecture has relaxed comparator speed which is appropriate for wireless applications. First and second stages are sharing one opamp in integration and sampling phase. The proposed circuit has been designed on TSMC 0.18um CMOS technology. 2MHz Bandwidth, 50dB Peak SQNR, which is suitable for WCDMA, have been achieved.",

author = "Ghazal Fahmy and Daisuke Kanemoto and Haruichi Kanaya and Keiji Yoshida and Ramesh Pokharel and Awinash Anand",

year = "2011",

month = aug,

day = "10",

doi = "10.1587/elex.8.1204",

language = "English",

volume = "8",

pages = "1204--1209",

journal = "IEICE Electronics Express",

issn = "1349-2543",

publisher = "The Institute of Electronics, Information and Communication Engineers (IEICE)",

number = "15",

}

TY - JOUR

T1 - A third order delta-sigma modulator employing shared opamp technique for WCDMA on 0.18um CMOS

AU - Fahmy, Ghazal

AU - Kanemoto, Daisuke

AU - Kanaya, Haruichi

AU - Yoshida, Keiji

AU - Pokharel, Ramesh

AU - Anand, Awinash

PY - 2011/8/10

Y1 - 2011/8/10

N2 - Analog to digital converter is a vital component in a wireless transceiver. High order loop filter is one of conventional approach to attain high resolution delta-sigma modulator which required one opamp for each integrator. A third orders delta-sigma modulator (DSM) has been designed utilizing shared opamp technique to reduce number of opamp required and decrease power consumption. Moreover, this architecture has relaxed comparator speed which is appropriate for wireless applications. First and second stages are sharing one opamp in integration and sampling phase. The proposed circuit has been designed on TSMC 0.18um CMOS technology. 2MHz Bandwidth, 50dB Peak SQNR, which is suitable for WCDMA, have been achieved.

AB - Analog to digital converter is a vital component in a wireless transceiver. High order loop filter is one of conventional approach to attain high resolution delta-sigma modulator which required one opamp for each integrator. A third orders delta-sigma modulator (DSM) has been designed utilizing shared opamp technique to reduce number of opamp required and decrease power consumption. Moreover, this architecture has relaxed comparator speed which is appropriate for wireless applications. First and second stages are sharing one opamp in integration and sampling phase. The proposed circuit has been designed on TSMC 0.18um CMOS technology. 2MHz Bandwidth, 50dB Peak SQNR, which is suitable for WCDMA, have been achieved.

UR - http://www.scopus.com/inward/record.url?scp=80052542464&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80052542464&partnerID=8YFLogxK

U2 - 10.1587/elex.8.1204

DO - 10.1587/elex.8.1204

M3 - Article

AN - SCOPUS:80052542464

SN - 1349-2543

VL - 8

SP - 1204

EP - 1209

JO - IEICE Electronics Express

JF - IEICE Electronics Express

IS - 15

ER -

A third order delta-sigma modulator employing shared opamp technique for WCDMA on 0.18um CMOS

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this